[Top] [All Lists]

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [XEN v5 00/11] Arm: Enable GICv3 for AArch32

To: Ayan Kumar Halder <ayan.kumar.halder@xxxxxxx>, xen-devel@xxxxxxxxxxxxxxxxxxxx
From: Julien Grall <julien@xxxxxxx>
Date: Thu, 15 Dec 2022 11:28:43 +0000
Cc: sstabellini@xxxxxxxxxx, stefanos@xxxxxxxxxx, Volodymyr_Babchuk@xxxxxxxx, bertrand.marquis@xxxxxxx, michal.orzel@xxxxxxx, jgrall@xxxxxxxxxx, burzalodowa@xxxxxxxxx
Delivery-date: Thu, 15 Dec 2022 11:28:56 +0000
List-id: Xen developer discussion <xen-devel.lists.xenproject.org>



On 05/12/2022 13:26, Ayan Kumar Halder wrote:

Hi All,


Hi Ayan,

Please find the following patches to enable GICv3 for AArch32.
This is a pre-requisite to support Xen on Cortex-R52 (AArch32-v8R system)

Let me know your thoughts.


The series is now merged.

Cheers,

--
Julien Grall

References:
- [XEN v5 00/11] Arm: Enable GICv3 for AArch32
  - From: Ayan Kumar Halder

Prev by Date: [linux-linus test] 175233: regressions - FAIL
Next by Date: Re: [BUG]Add PCIE devie to SMMUv3 fail
Previous by thread: Re: [XEN v5 07/11] xen/Arm: GICv3: Define ICH_LR<n>_EL2 on AArch32
Next by thread: Re: [PATCH] x86/HVM: don't mark evtchn upcall vector as pending when vLAPIC is disabled
Index(es):
- Date
- Thread

Rackspace

Lists.xenproject.org is hosted with RackSpace, monitoring our
servers 24x7x365 and backed by RackSpace's Fanatical Support®.