[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[PATCH v1 0/2] Fix ARM Generic Timer interrupt parsing


  • To: xen-devel@xxxxxxxxxxxxxxxxxxxx
  • From: "Andrei Cherechesu (OSS)" <andrei.cherechesu@xxxxxxxxxxx>
  • Date: Tue, 7 Mar 2023 12:09:47 +0200
  • Arc-authentication-results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=oss.nxp.com; dmarc=pass action=none header.from=oss.nxp.com; dkim=pass header.d=oss.nxp.com; arc=none
  • Arc-message-signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=uXeBE1/jUqceiRWYKQbfilh/+nWktBFKKG1WSu9F9Ig=; b=PiIzuH8FHi64gR2m6h6PyeZqNV7SYdEYRpQsRw6rAjaCPLOHDahSlMhOKbRU2j9bUwD/+s9R4A0d03WOyqqypg1jIyAN5Z85q/uFMkfFiTGj6NRJp9lRyHXPco3xg0HKJHOclKtx4zEWmRYOh80RpiWAgHOtCQpikZIyS0CxtbkHoOXrfFtiX2bHUvdoYVxd7jJG00iP3MfW7sxAom+UOSbc61kTNyVapARHZanffcDvP3oGPN39ZLAxnqIdTwwZXaiL6AVV1te9iPajeSmngiztEL4LWJLZCmg/mSvEcPMfQDlfzmqKkuBOJTOVtkfLic73EP4Egp+h8VuJnjVriQ==
  • Arc-seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=RvEdzOSw1rhiQck+CykGp8XyuoR5LIeMa2IPCKgLCP7oNcSZsg3FYpL/JdXxePtZPnM5xF2Tnnq4RoFXZQ/+DkchsPBR4o8jhZGyYeW9R1JUVeony9x5Z9ybxhCOUxB93Wtg2QszcNtaIgCgzCdAJ9ccLXSXtwDjRt31aY412bzwG5CuBSl7BGGW2pJv/9WTa2hAZNxvBA23BV+gRj5Qt2bzfUMTuMqViTDGsTnM25Kp+RIxAFVrgi0TkcSxhfyF/qbqVbzhXVtVGMkpGN6eJHFY/nX1krW/fYQg0rWZUe5Zu5O5INloYLV59sLsLSvGvH8pG5Va631jg5ymIK9QMA==
  • Authentication-results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=oss.nxp.com;
  • Cc: Andrei Cherechesu <andrei.cherechesu@xxxxxxx>
  • Delivery-date: Tue, 07 Mar 2023 10:10:52 +0000
  • List-id: Xen developer discussion <xen-devel.lists.xenproject.org>

From: Andrei Cherechesu <andrei.cherechesu@xxxxxxx>

This 2-patch series fixes the parsing of the ARM Generic Timer
interrupts from the device tree.

If the generic timer interrupts order in the DT was different than
the expected order in Xen code, these interrupts would no longer be
correctly parsed and registered by Xen, and would result in boot failure.

This method with using "interrupt-names" for the generic timer interrupts
instead of having them hardcoded in the DTB in a specific order is the newer
approach already implemented in Linux. Xen did not have the necessary code for
this approach, and it has been implemented by the means of this patch series.

Functionality should remain the same if "interrupt-names" is not present in the
Generic Timer DTB node of the platform, but the interrupts should then still be
present in the expected "sec-phys", "phys", "virt", "hyp-phys", "hyp-virt" 
order.
If "interrupt-names" is present, now it is also correctly handled.

Andrei Cherechesu (2):
  arch/arm: irq: Add platform_get_irq_byname() implementation
  arch/arm: time: Add support for parsing interrupts by names

 xen/arch/arm/include/asm/irq.h        |  2 ++
 xen/arch/arm/include/asm/time.h       |  3 ++-
 xen/arch/arm/irq.c                    | 14 +++++++++++
 xen/arch/arm/time.c                   | 26 +++++++++++++++++---
 xen/drivers/passthrough/arm/smmu-v3.c | 35 +++++----------------------
 5 files changed, 46 insertions(+), 34 deletions(-)

-- 
2.35.1




 


Rackspace

Lists.xenproject.org is hosted with RackSpace, monitoring our
servers 24x7x365 and backed by RackSpace's Fanatical Support®.