[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: [PATCH v3 2/2] x86: detect CMOS aliasing on ports other than 0x70/0x71
- To: Jan Beulich <jbeulich@xxxxxxxx>
- From: Roger Pau Monné <roger.pau@xxxxxxxxxx>
- Date: Fri, 17 Mar 2023 17:12:15 +0100
- Arc-authentication-results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=citrix.com; dmarc=pass action=none header.from=citrix.com; dkim=pass header.d=citrix.com; arc=none
- Arc-message-signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=49WGvqiNufNnhQvmZi7/G3RkUsNEWpRCOeTfFUZSQiw=; b=EvQrSPTPN7Ws96edCG6tLHXfHahJ5MfZtwRh8t1kA44DBHZNovXIzoPyXFjl6LAMh3EELzeh1t5459X1ZLbQRRO1sfi6iwJ+SoLAJsIQ1qyzTGk5RCekx0pKmErG/oEHUwydD4wn8tTP1mejCHJ23grv3TU/6tMPdPh+FGwzQeQ1laAKAcW7ldb7sTTdo/WVK79Symhg89vk78RFGBP7mSGzkEWaVaWReeY8n4TtcoJZlUpB7G7G7QB+w2E/aW8bmdH2IvDM9/DdsFeixLRBrleJ7AcAfIZ/uUscc8ewwpxcpy+SOYiW/rrekTN3FpsNgGBNc6XHY/+G0utlXYUjlQ==
- Arc-seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=PhjGi6Z/xU1GdO4l6kunmWjHN8V5+0SOwdrYTC4QfSyxys6iKIFc/VOOmR+ySbPSasTaEgoFhVQHHfrfFPgfhZ0ilFz+qw738PAs1yUM2N7ZMvnDZlrGROSd1s7BaHmrxpnUUvKfMwZAA2vNPcgV8JBh2OArfvif6usUn3D7nPdWP4RfxzbVPDaZgBqDHcVW8b3+zJ3V/GYhq26LXmnQ7Wqx6IZjYcBhdRYHdnb3oBU+MltjZ4wZcmxMKwvYUN8kkF//bE4gJgw4w9d15VaOtXlqXBCYj5n0yHEmWR6ZU7yJN6vXCb3I3xPfthvYbhIqMcVGNx6FeTXr9XGTKMjdDg==
- Authentication-results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=citrix.com;
- Cc: "xen-devel@xxxxxxxxxxxxxxxxxxxx" <xen-devel@xxxxxxxxxxxxxxxxxxxx>, Paul Durrant <paul@xxxxxxx>, Wei Liu <wl@xxxxxxx>, Andrew Cooper <andrew.cooper3@xxxxxxxxxx>
- Delivery-date: Fri, 17 Mar 2023 16:12:36 +0000
- Ironport-data: A9a23:I6qxjaM4WC1fPsTvrR2QlsFynXyQoLVcMsEvi/4bfWQNrUoghGYEx 2tJWm7VOq2MZDf0eNlyYdvg/UlSvsCGndBjHgto+SlhQUwRpJueD7x1DKtS0wC6dZSfER09v 63yTvGacajYm1eF/k/F3oDJ9CU6jufQAOKnUoYoAwgpLSd8UiAtlBl/rOAwh49skLCRDhiE/ Nj/uKUzAnf8s9JPGj9SuvLrRC9H5qyo42tD5wNmP5ingXeF/5UrJMNHTU2OByOQrrl8RoaSW +vFxbelyWLVlz9F5gSNy+uTnuUiG9Y+DCDW4pZkc/HKbitq/0Te5p0TJvsEAXq7vh3S9zxHJ HehgrTrIeshFvWkdO3wyHC0GQkmVUFN0OevzXRSLaV/ZqAJGpfh66wGMa04AWEX0ts0DmRT7 NwlEi1XUByCg76k27GKSNA506zPLOGzVG8ekldJ6GmFSNwAEdXESaiM4sJE1jAtgMwIBezZe 8cSdTtoalLHfgFLPVAUTpk5mY9EhFGmK2Ee9A3T+vZxvzW7IA9ZidABNPLPfdOHX4NNl1uwr WPa5WXpRBodMbRzzBLcqiv217CQx32TtIQ6Np653/FkvVevz2UKTyRGUxzkg6CJhRvrMz5YA wlOksY0loAw/kG2Stj2XzWjvWWJ+BUbXrJ4A+A8rQ2A1KfQywKYHXQfCC5MbsQ8s807TiBs0 UWG9/vxDCFrmK2YTzSa7Lj8hSy2ETgYKykFfyBscOcey9zqoYV2hBSfSN9mSPKxloetRWy2x C2Wpi8jgblVldQMy6iw4VHAhXSru4TNSQk2oA7QWwpJ8z9EWWJsXKTwgXCz0BqKBN3xooWp1 JTcp/Wj0Q==
- Ironport-hdrordr: A9a23:6b6c+6irb7WiSB0XhcyI/UAuDHBQXncji2hC6mlwRA09TySZ// re/sjz8SWEwAr5OUtQ0OxoXZPwCk80mqQV3WB6B8bXYOCLgguVxcRZnPLfKxOJIVyPygd279 YTT0CVYOeAfGSS9PyKnjVQcOxQpuVuIcqT9JLjJhVWPGVXgvpbnnhE42+geyVLrUt9dP0E/f ynl716ThWbCAcqh6+Adxw4tob41r72fMWMW298O/fl0nj5sdr+0s+DLzGomi4EVTVB2LEj9n WAvTDYy8yYwoyG4y6Z7nTU6ZtOntvn159kP+yjzuYoChiEsHfVWK1RH4WpnDcprPqp4FNCqq i3n/7oBa8Yhh+/EF2InQ==
- List-id: Xen developer discussion <xen-devel.lists.xenproject.org>
On Mon, Jul 20, 2020 at 01:11:18PM +0200, Roger Pau Monné wrote:
> On Wed, Jul 15, 2020 at 01:57:07PM +0200, Jan Beulich wrote:
> > ... in order to also intercept accesses through the alias ports.
> >
> > Also stop intercepting accesses to the CMOS ports if we won't ourselves
> > use the CMOS RTC.
>
> Will wait for v4 with the fixed additions to PVH dom0.
I think this is waiting for a v4, let me know if that's not the case.
Thanks, Roger.
|
