[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [PATCH 3/3] x86: Use CpuidUserDis if an AMD HVM guest toggles CPUID faulting


  • To: Andrew Cooper <andrew.cooper3@xxxxxxxxxx>, Alejandro Vallejo <alejandro.vallejo@xxxxxxxxx>
  • From: Jan Beulich <jbeulich@xxxxxxxx>
  • Date: Wed, 10 May 2023 10:15:31 +0200
  • Arc-authentication-results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=suse.com; dmarc=pass action=none header.from=suse.com; dkim=pass header.d=suse.com; arc=none
  • Arc-message-signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=2nTaZG5JSa3b9kU2fi1/OejC6IzTEZM3QCV2ZpRwL1A=; b=SKD9RaQNMlMTC53HLWjXBfJ1WecnnXd/3Dn2BJYUwHpO8OzLotA5b1tk1Wwn1wrdnN/+60TRzKsbx3mkcb0FeFCr6+v9/xn9btnZo7EccHN73n1ReR/1nAWPpC9SupYVgI/53aPyFB/U4XK/JvnDmbh4atRJ6gavYxIEbr5kihUe5/iKFWAi4mw6CXuguBe2Bz9DguY9vFt8ujxeqcLA/mzrNBTLeutN5LuHqk0cNeOQQuxCTbWGaBdzhLjCGwAq2Wu+NxJb0o0lA9p3UpcFG78DbMWqf+/7rbn1QWXF21bWkY98gfEbn/XkkFGiYO3GSOLwZ6uR9PIXc0qsOee/dw==
  • Arc-seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=g5C3D/jZEFfnCcULQAWGM3/tXogwdQpun9MwJgdvdgg8U20jbDZRFTIsHZCoPzN5C9zRaikoTMCgqSOlG4MDBOR/+e5AJOgaV8cra6WTp5Xf6w31CHFPhDnBosxF34eyE072O9aNYqwiyAreHlOV3/9Huk96sHQf50GDLnUAAAuaVdDG5LVGYYrySy/ZY4EYg/oznhIDGb7moytf6kFn+diUoNDARfYj/WPbNX0mSzTn5/KP3WpTmJE2ij4vdMNAL5oefbjm5Mgmebb4GF4BqnYWFl7jBYk1AAcHNJLDrkp0vLAmpN/yUriyoPS8n4BiafcARnsab1TiluyYKg0zoQ==
  • Authentication-results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=suse.com;
  • Cc: Roger Pau Monné <roger.pau@xxxxxxxxxx>, Wei Liu <wl@xxxxxxx>, Xen-devel <xen-devel@xxxxxxxxxxxxxxxxxxxx>
  • Delivery-date: Wed, 10 May 2023 08:15:47 +0000
  • List-id: Xen developer discussion <xen-devel.lists.xenproject.org>

On 09.05.2023 12:05, Andrew Cooper wrote:
> On 08/05/2023 2:18 pm, Jan Beulich wrote:
>> On 05.05.2023 19:57, Alejandro Vallejo wrote:
>>> This is in order to aid guests of AMD hardware that we have exposed
>>> CPUID faulting to. If they try to modify the Intel MSR that enables
>>> the feature, trigger levelling so AMD's version of it (CpuidUserDis)
>>> is used instead.
>>>
>>> Signed-off-by: Alejandro Vallejo <alejandro.vallejo@xxxxxxxxx>
>>> ---
>>>  xen/arch/x86/msr.c | 9 ++++++++-
>>>  1 file changed, 8 insertions(+), 1 deletion(-)
>> Don't you also need to update cpu-policy.c:calculate_host_policy()
>> for the guest to actually know it can use the functionality? Which
>> in turn would appear to require some form of adjustment to
>> lib/x86/policy.c:x86_cpu_policies_are_compatible().
> 
> I asked Alejandro to do it like this.
> 
> Advertising this to guests requires plumbing another MSR into the
> infrastructure which isn't quite set up properly let, and is in flux
> from my work.

Maybe there was some misunderstanding here, as I realize only now. I
wasn't asking to expose the AMD feature, but instead I was after

    /* 0x000000ce  MSR_INTEL_PLATFORM_INFO */
    /* probe_cpuid_faulting() sanity checks presence of MISC_FEATURES_ENABLES */
    p->platform_info.cpuid_faulting = cpu_has_cpuid_faulting;

wanting to be extended by "|| boot_cpu_has(X86_FEATURE_CPUID_USER_DIS)".
That, afaict, has no connection to plumbing yet another MSR.

Jan



 


Rackspace

Lists.xenproject.org is hosted with RackSpace, monitoring our
servers 24x7x365 and backed by RackSpace's Fanatical Support®.