[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: [XEN v8 5/5] xen/arm: p2m: Enable support for 32bit IPA for ARM_32
- To: Ayan Kumar Halder <ayan.kumar.halder@xxxxxxx>, <xen-devel@xxxxxxxxxxxxxxxxxxxx>
- From: Michal Orzel <michal.orzel@xxxxxxx>
- Date: Thu, 15 Jun 2023 10:07:08 +0200
- Arc-authentication-results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 165.204.84.17) smtp.rcpttodomain=lists.xenproject.org smtp.mailfrom=amd.com; dmarc=pass (p=quarantine sp=quarantine pct=100) action=none header.from=amd.com; dkim=none (message not signed); arc=none
- Arc-message-signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=kG92KfOdPScVe4jWWPZdt3Md0Q0upSN9BDzoXqj98cM=; b=NkT7AVpNv2XFZ/0ZVMpFeWkL0ERnJ8hyXZFjCfdBTK8grz5K4KCefMbOdLxjPnbzj8umzjMi7Jb+fcPsTCE3E4ipCrOXVZosnML6OQzam1AdTKAZbaAcC9ffgQPzHlCjPnZLkmrdqdNXjWcnqnIhgjge3inBc50qQP2CAWpFVdIUmIWje3nqqsyFLSxqyNEyfRgqak0Wy0EdjBqpYinZAzjXJSW7YvcokmAcRhKU9caDnXb4iSVnjk73+J/yq8sM8Q36/aPX7U95lF26RDJK2AOPSMm6wxRWrLuHMbLVFoIwwZDoWJKnb7ORz46PKWMb02lZ4VWWgBYQcOckLgNcHQ==
- Arc-seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=OS+qmHp5PohZP2hDax7i1OresOMQB7XqID7XUEszO7D/DuLE3dmLqUlrMALJsM/rHqSypYJzWejKvrm8oxZ1+VUBQxmxqi3RxlRu9n8LCr2R+JQAH9L5dfwHmWgTxDVKyZhegJIADx/wpR3CMwYOjOGx8t/lDrPpkGa0TxBJ0vCvvqqRRk4zqboYjd3iWvpl1RsLe6FLBW4nZdoFnv/bKse3fJo9XMNXLTNMRevABLuUj6geATWq1TWbpcykuS5tCeZuQK4nB8K1DyKkwyJ5Z9iee+4QI9ETPvJ8nA1NRVtYEJZ6lHXcdQLlv2xmfp6y7rhlcWTGUZSPcT08bzAgqA==
- Cc: <sstabellini@xxxxxxxxxx>, <stefano.stabellini@xxxxxxx>, <julien@xxxxxxx>, <Volodymyr_Babchuk@xxxxxxxx>, <bertrand.marquis@xxxxxxx>, <andrew.cooper3@xxxxxxxxxx>, <george.dunlap@xxxxxxxxxx>, <jbeulich@xxxxxxxx>, <wl@xxxxxxx>, <rahul.singh@xxxxxxx>
- Delivery-date: Thu, 15 Jun 2023 08:07:33 +0000
- List-id: Xen developer discussion <xen-devel.lists.xenproject.org>
On 02/06/2023 14:07, Ayan Kumar Halder wrote:
>
>
> Refer ARM DDI 0406C.d ID040418, B3-1345,
>
> "A stage 2 translation with an input address range of 31-34 bits can
> start the translation either:
>
> - With a first-level lookup, accessing a first-level translation
> table with 2-16 entries.
>
> - With a second-level lookup, accessing a set of concatenated
> second-level translation tables"
>
> Thus, for 32 bit IPA, there will be no concatenated root level tables.
> So, the root-order is 0.
>
> Also, Refer ARM DDI 0406C.d ID040418, B3-1348
> "Determining the required first lookup level for stage 2 translations
>
> For a stage 2 translation, the output address range from the stage 1
> translations determines the required input address range for the stage 2
> translation. The permitted values of VTCR.SL0 are:
> 0b00 Stage 2 translation lookup must start at the second level.
> 0b01 Stage 2 translation lookup must start at the first level.
>
> VTCR.T0SZ must indicate the required input address range. The size of
> the input address region is 2^(32-T0SZ) bytes."
>
> Thus VTCR.SL0 = 1 (maximum value) and VTCR.T0SZ = 0 when the size of
> input address region is 2^32 bytes.
>
> Signed-off-by: Ayan Kumar Halder <ayan.kumar.halder@xxxxxxx>
Reviewed-by: Michal Orzel <michal.orzel@xxxxxxx>
~Michal
|
