[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [PATCH v1 2/3] ARM: GICv3 ITS: do not invalidate memory while sending a command



Hi Volodymyr,

On 19/09/2023 12:28, Volodymyr Babchuk wrote:
There is no need to invalidate cache entry because we just wrote into a
memory region. Writing itself guarantees that cache entry is valid.

The goal of invalidate is to remove the line from the cache. So I don't quite understand the reasoning here.

So I am a little hesitant to remove the invalidate without some justification based on the specification.

Cheers,

--
Julien Grall



 


Rackspace

Lists.xenproject.org is hosted with RackSpace, monitoring our
servers 24x7x365 and backed by RackSpace's Fanatical Support®.