[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

RE: [PATCH v5 10/18] xen/cpufreq: introduce a new amd cppc driver for cpufreq scaling


  • To: Jan Beulich <jbeulich@xxxxxxxx>
  • From: "Penny, Zheng" <penny.zheng@xxxxxxx>
  • Date: Wed, 2 Jul 2025 10:03:53 +0000
  • Accept-language: en-US
  • Arc-authentication-results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=amd.com; dmarc=pass action=none header.from=amd.com; dkim=pass header.d=amd.com; arc=none
  • Arc-message-signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=w7BZj2j6hsne7824DNTf+YpUiLMoQcv9np7k4QccvlM=; b=nDvOoN7dQpLhGfR3FcfRMjHZOIivWOekFJaMmcMx94U+poVyNpWEu34sQLWQladCWjrCjUnkS+e66O4xamppqrLaOFdS47AUTNEzVGVYG5ZMLdnohcJY0xeWaGNnkkf/JHc1BI9LMAXafbhbedGCLozPgIVOAbKEHivXenOHKYPIA98pwyaIGdMbIOuZzBAnCCgLPndSDAUaGuUUc3LJ/Mk1C2D9q3ZTlIaxtiqtitIaVM7J1gVLeRtYJjYtMmUfIzbQ/Z+BkcIW59+gj+7gVzGEvA7X03sgH3f28EA1SyEtHeLtbHDQRbkC2bvewjAIrVWtuSHR6XjywY6ZG9ez+w==
  • Arc-seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=Sxh0tmLQJUlAn9I1JNs4roo0UXoWCjpNrZXUZVhc9/3ZzAjfZeedCypSNWE7oai//ma6wYWB4cnHYwXoBhvf5pwc89DY3QjHBtD6FtHLJecg3nkNncz0UqaZWWlKIcs3XoiCJC6lr+tAAf1rualqID3SmIle4LOZKTdrdybBr4qLjKQ3fRXz/JBJ/dAEqa9my204vkD6tGHEO3CelyYHpP0ENO1/DvaXF33+Mu6uTa19TesvIF/A+Xxo/eSZgt5c8BVt+vjUwxaObHcZUcyNjfrg9x62FlmZ9rpLQ8F1AvkHPrOBjB/8RPcQUyuhswcQ7HSsXI6DE/t9vka3Nqr/7A==
  • Authentication-results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=amd.com;
  • Cc: "Huang, Ray" <Ray.Huang@xxxxxxx>, Andrew Cooper <andrew.cooper3@xxxxxxxxxx>, Roger Pau Monné <roger.pau@xxxxxxxxxx>, "xen-devel@xxxxxxxxxxxxxxxxxxxx" <xen-devel@xxxxxxxxxxxxxxxxxxxx>
  • Delivery-date: Wed, 02 Jul 2025 10:04:01 +0000
  • List-id: Xen developer discussion <xen-devel.lists.xenproject.org>
  • Msip_labels: MSIP_Label_f265efc6-e181-49d6-80f4-fae95cf838a0_Enabled=True;MSIP_Label_f265efc6-e181-49d6-80f4-fae95cf838a0_SiteId=3dd8961f-e488-4e60-8e11-a82d994e183d;MSIP_Label_f265efc6-e181-49d6-80f4-fae95cf838a0_SetDate=2025-07-02T09:00:04.0000000Z;MSIP_Label_f265efc6-e181-49d6-80f4-fae95cf838a0_Name=Open Source;MSIP_Label_f265efc6-e181-49d6-80f4-fae95cf838a0_ContentBits=3;MSIP_Label_f265efc6-e181-49d6-80f4-fae95cf838a0_Method=Privileged
  • Thread-index: AQHbzuRFzooSbGuOOkWtJb1ZJ/MIx7QGEZYAgBiv97CAABFLAA==
  • Thread-topic: [PATCH v5 10/18] xen/cpufreq: introduce a new amd cppc driver for cpufreq scaling

[Public]

> -----Original Message-----
> From: Penny, Zheng
> Sent: Wednesday, July 2, 2025 5:49 PM
> To: Jan Beulich <jbeulich@xxxxxxxx>
> Cc: Huang, Ray <Ray.Huang@xxxxxxx>; Andrew Cooper
> <andrew.cooper3@xxxxxxxxxx>; Roger Pau Monné <roger.pau@xxxxxxxxxx>; xen-
> devel@xxxxxxxxxxxxxxxxxxxx
> Subject: RE: [PATCH v5 10/18] xen/cpufreq: introduce a new amd cppc driver for
> cpufreq scaling
>
>
>
> > -----Original Message-----
> > From: Jan Beulich <jbeulich@xxxxxxxx>
> > Sent: Tuesday, June 17, 2025 12:00 AM
> > To: Penny, Zheng <penny.zheng@xxxxxxx>
> > Cc: Huang, Ray <Ray.Huang@xxxxxxx>; Andrew Cooper
> > <andrew.cooper3@xxxxxxxxxx>; Roger Pau Monné <roger.pau@xxxxxxxxxx>;
> > xen- devel@xxxxxxxxxxxxxxxxxxxx
> > Subject: Re: [PATCH v5 10/18] xen/cpufreq: introduce a new amd cppc
> > driver for cpufreq scaling
> >
> > On 27.05.2025 10:48, Penny Zheng wrote:
> > > --- a/xen/arch/x86/acpi/cpufreq/amd-cppc.c
> > > +++ b/xen/arch/x86/acpi/cpufreq/amd-cppc.c
> > > +        /*
> > > +         * We don't need to convert to kHz for computing offset and can
> > > +         * directly use nominal_mhz and lowest_mhz as the division
> > > +         * will remove the frequency unit.
> > > +         */
> > > +        offset = data->caps.nominal_perf -
> > > +                 (mul * cppc_data->cpc.nominal_mhz) / div;
> > > +    }
> > > +    else
> > > +    {
> > > +        /* Read Processor Max Speed(MHz) as anchor point */
> > > +        mul = data->caps.highest_perf;
> > > +        div = this_cpu(pxfreq_mhz);
> > > +        if ( !div )
> > > +            return -EINVAL;
> >
> > What's wrong about the function arguments in this case? (Same question
> > again on further uses of EINVAL below.)
> >
>
> If we could not get processor max frequency, the whole function is useless...
> Maybe -EOPNOTSUPP is more suitable than -EINVAL;
>
> > > +static int cf_check amd_cppc_cpufreq_target(struct cpufreq_policy 
> > > *policy,
> > > +                                            unsigned int target_freq,
> > > +                                            unsigned int relation) {
> > > +    unsigned int cpu = policy->cpu;
> > > +    const struct amd_cppc_drv_data *data = per_cpu(amd_cppc_drv_data,
> cpu);
> > > +    uint8_t des_perf;
> > > +    int res;
> > > +
> > > +    if ( unlikely(!target_freq) )
> > > +        return 0;
> > > +
> > > +    res = amd_cppc_khz_to_perf(data, target_freq, &des_perf);
> > > +    if ( res )
> > > +        return res;
> > > +
> > > +    /*
> > > +     * Setting with "lowest_nonlinear_perf" to ensure governoring
> > > +     * performance in P-state range.
> > > +     */
> > > +    amd_cppc_write_request(policy->cpu, data->caps.lowest_nonlinear_perf,
> > > +                           des_perf, data->caps.highest_perf);
> >
> > I fear I don't understand the comment, and hence it remains unclear to
> > me why lowest_nonlinear_perf is being used here.
> >
>
> How about
> ```
> Choose lowest nonlinear performance as the minimum performance level at which
> the platform may run.
> Lowest nonlinear performance is the lowest performance level at which 
> nonlinear
> power savings are achieved, Above this threshold, lower performance levels 
> should
> be generally more energy efficient than higher performance levels.
> ```

I'm adding a few more explanation on highest performance too
```
Choose lowest nonlinear performance as the minimum performance level, and 
highest performance as the maximum performance level.
Lowest nonlinear performance is the lowest performance level at which nonlinear 
power savings are achieved, Above this threshold, lower
performance levels should be generally more energy efficient than higher 
performance levels.
And highest performance is the absolute maximum performance an individual 
processor may reach, assuming ideal conditions.
```
> >
> > Jan

 


Rackspace

Lists.xenproject.org is hosted with RackSpace, monitoring our
servers 24x7x365 and backed by RackSpace's Fanatical Support®.