[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[PATCH v5 3/3] ns16550: add support for ASIX AX99100 PCIe Multi-I/O controller


  • To: <xen-devel@xxxxxxxxxxxxxxxxxxxx>
  • From: Jiaqing Zhao <Zhao.Jiaqing@xxxxxxx>
  • Date: Wed, 3 Jun 2026 00:13:22 +0800
  • Arc-authentication-results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 165.204.84.17) smtp.rcpttodomain=lists.xenproject.org smtp.mailfrom=amd.com; dmarc=pass (p=quarantine sp=quarantine pct=100) action=none header.from=amd.com; dkim=none (message not signed); arc=none (0)
  • Arc-message-signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=iZls0mBn/oN40t4VHDo5pvOBZP/o7JYlxJqz6BdsmiY=; b=GqVLfCPGrFVBbSbnv/f8vHSGVtVdPQ16a+n86Ip+3j23l7begM6OekopqfGe7bD6D+FG7bCVxNn5fEW7a1HgCbzxb/3pAVoEIgvHFzGWRCEoJ6uCuP4jio9p6Z+lEPpT8xG1c063PH/XS6QIhYvW6Loou0j9Ath8uvmVYYDGe4MMotn/67FmeODm940R/5vlNMHmG3o+Tz1lCQnyfDuyAf5c2Hg+Js6L7WPlPw+lcfrqoLyKDw0jRhYsVTd0BJUF9eR+hayuHtUoGUGUzhetRj4qqln68HDETTYSRgsblTaiL7TYkSRR3VvXziEDGZvIfVE3e8eWNkalCA/QYhRB/Q==
  • Arc-seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=g9wNci+7aRYErXEHenqkYhcx324csxF5z9FCAEYbmdZuoRFxYSyldGSDrWZgfHY/bd1DMoEiv54mE34MOrMZXIlFljo+PC//LM1M4hoI0SKjy3FHgTs/5L+o/nBHMY/pDoxQFJlBQGaXF4zlINd/+FADc6V/04FuCg9Ta/R0EAlC1S25hRoZpm4kdE3AyQGG0B+AYuQG0V70gCEJ+viSaaXEqhK7FwtUlQepWVq72yxxNpborlvmsQuvDW4kemLU2kbg9Rbiaz1Fqr6/RFBWx6NBuMNoqhz7ZO9uzJauW+VZvbiQxkNmHLN4OMshQNrPfcfZcp3u2dPeycLMeK8I5A==
  • Authentication-results: eu.smtp.expurgate.cloud; dkim=pass header.s=selector1 header.d=amd.com header.i="@amd.com" header.h="From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck"
  • Cc: Andrew Cooper <andrew.cooper3@xxxxxxxxxx>, Anthony PERARD <anthony.perard@xxxxxxxxxx>, Jan Beulich <jbeulich@xxxxxxxx>, Julien Grall <julien@xxxxxxx>, Michal Orzel <michal.orzel@xxxxxxx>, Roger Pau Monné <roger.pau@xxxxxxxxxx>, "Stefano Stabellini" <sstabellini@xxxxxxxxxx>, Jiaqing Zhao <Zhao.Jiaqing@xxxxxxx>
  • Delivery-date: Tue, 02 Jun 2026 16:14:06 +0000
  • List-id: Xen developer discussion <xen-devel.lists.xenproject.org>

Add a PCI device table entry and matching parameter for the ASIX
AX99100 PCIe to Multi-I/O controller [125b:9910]. Each port on the
chip is a standalone PCI function, with UART registers on its I/O
BAR0.

Signed-off-by: Jiaqing Zhao <Zhao.Jiaqing@xxxxxxx>
Reviewed-by: Stefano Stabellini <sstabellini@xxxxxxxxxx>
Acked-by: Roger Pau Monné <roger.pau@xxxxxxxxxx>
---
 xen/drivers/char/ns16550.c | 15 +++++++++++++++
 xen/include/xen/pci_ids.h  |  2 ++
 2 files changed, 17 insertions(+)

diff --git a/xen/drivers/char/ns16550.c b/xen/drivers/char/ns16550.c
index 5a93685da4..1510cf143f 100644
--- a/xen/drivers/char/ns16550.c
+++ b/xen/drivers/char/ns16550.c
@@ -96,6 +96,7 @@ struct ns16550_config {
         param_exar_xr17v358,
         param_intel_lpss,
         param_wch_ch382,
+        param_asix,
     } param;
 };
 
@@ -872,6 +873,14 @@ static const struct ns16550_config_param __initconst 
uart_param[] = {
         .bar0 = true,
         .max_ports = 2,
     },
+    [param_asix] = {
+        .base_baud = 115200,
+        .reg_width = 1,
+        .fifo_size = 256,
+        .lsr_mask = UART_LSR_THRE,
+        .bar0 = true,
+        .max_ports = 1,
+    },
 };
 
 static const struct ns16550_config __initconst uart_config[] =
@@ -1212,6 +1221,12 @@ static const struct ns16550_config __initconst 
uart_config[] =
         .dev_id = 0x3253,
         .param = param_wch_ch382
     },
+    /* ASIX AX99100 PCIe to Multi I/O Controller */
+    {
+        .vendor_id = PCI_VENDOR_ID_ASIX,
+        .dev_id = 0x9910,
+        .param = param_asix
+    },
 };
 
 static int __init
diff --git a/xen/include/xen/pci_ids.h b/xen/include/xen/pci_ids.h
index 15e938225c..fd424ef55d 100644
--- a/xen/include/xen/pci_ids.h
+++ b/xen/include/xen/pci_ids.h
@@ -5,6 +5,8 @@
 
 #define PCI_VENDOR_ID_NVIDIA             0x10de
 
+#define PCI_VENDOR_ID_ASIX               0x125b
+
 #define PCI_VENDOR_ID_PERICOM            0x12d8
 
 #define PCI_VENDOR_ID_EXAR               0x13a8
-- 
2.53.0




 


Rackspace

Lists.xenproject.org is hosted with RackSpace, monitoring our
servers 24x7x365 and backed by RackSpace's Fanatical Support®.