[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index] [Xen-devel] [PATCH v2 0/3] xen/arm: Add stage 2 48-bit PA support
From: Vijaya Kumar K <Vijaya.Kumar@xxxxxxxxxxxxxxxxxx> Add 4-level page tables for stage 2 translation to support 48-bit physical address range. Changes in v2: - Moved VTCR register declarations from page.h to processor.h file - Fixed coding style comments - Added patch(2) to handle page table walk with 4 levels - Added seperate patch to remove unused VADDR{BITS,MASK} macros Changes in v1: - Initial version Vijaya Kumar K (3): xen/arm: Add 4-level page table for stage 2 translation xen/arm: update page table walk to handle 4 level page table xen/arm: remove unused VADDR_BITS and VADDR_MASK macros xen/arch/arm/arm64/head.S | 14 ++-- xen/arch/arm/mm.c | 37 +++++++---- xen/arch/arm/p2m.c | 136 +++++++++++++++++++++++++++++++++------ xen/include/asm-arm/p2m.h | 5 +- xen/include/asm-arm/page.h | 19 +++--- xen/include/asm-arm/processor.h | 102 ++++++++++++++++++++++++++++- 6 files changed, 265 insertions(+), 48 deletions(-) -- 1.7.9.5 _______________________________________________ Xen-devel mailing list Xen-devel@xxxxxxxxxxxxx http://lists.xen.org/xen-devel
|
Lists.xenproject.org is hosted with RackSpace, monitoring our |