[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: [PATCH v6 06/13] vpci/header: implement guest BAR register handlers
- To: Oleksandr Andrushchenko <Oleksandr_Andrushchenko@xxxxxxxx>
- From: Jan Beulich <jbeulich@xxxxxxxx>
- Date: Tue, 8 Feb 2022 11:15:55 +0100
- Arc-authentication-results: i=1; mx.microsoft.com 1; spf=none; dmarc=none; dkim=none; arc=none
- Arc-message-signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=YG8lBv/XlcZXRu5HQV2VwszfXg+gO50d+nShyxlFAVA=; b=gFKAArd8DvB9/A32shsEt1VeX4aDOu4YJkCoKjTjL/dTMhneNX5G1zveQxdT8aUPpWcfA696fh3PNSzP7qW6C4+oB00kitaDFGqftGgD/bkaUtJUkNDVJoMrEX/TTLLK4FofhmLukfX2xmnI/ylbnLWaw1BxnBbK1QrszQKsm898Lsc+75SSgS7Ug/e6tv56MY6HsBL9NspqyNytlm6ysLKb1FmmItaXjM49sgNcjGoV66gBCuz+34XJcpyKLNCDzPDdc4PvAgSCtWfmWj+gwnDOhzIbL2PZezpVB+r1ZbjEpuBW4BORWCEw11+OZHk+hAuW94FcmYl37l91OTZ2OQ==
- Arc-seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=EZE6zwPECNvKRali87PrKL9/ByUjaECuSwLylBMxp3jZK/zeKQkOAYzgD4I7aTvo5KseT1Ppr6ByvoKuWsQr02KdTaO6uG5fMuJPn72zoI/ez4gS9NXEBCAhfq4WZ1XWIwBnWMSWxQNB18qxeyVXCjdaVh0xmFEw8BaE9E85/SSrWuSUy7oxGv7i05I896oLynC9hnGGy26aymJzpqoPcoUAONXhojWM7Gry2RMeCpCFsWkIvNqhHaemWO1P+RFgm4VMkdrHMUQG3JGHndlR8x4QwSFu9lAYC1z99OBq8aRZoaxMjvrnkZPt90WwkziE3L+NK3zgMDQHcE0Gr51A+w==
- Authentication-results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=suse.com;
- Cc: "xen-devel@xxxxxxxxxxxxxxxxxxxx" <xen-devel@xxxxxxxxxxxxxxxxxxxx>, "julien@xxxxxxx" <julien@xxxxxxx>, "sstabellini@xxxxxxxxxx" <sstabellini@xxxxxxxxxx>, Oleksandr Tyshchenko <Oleksandr_Tyshchenko@xxxxxxxx>, Volodymyr Babchuk <Volodymyr_Babchuk@xxxxxxxx>, Artem Mygaiev <Artem_Mygaiev@xxxxxxxx>, "andrew.cooper3@xxxxxxxxxx" <andrew.cooper3@xxxxxxxxxx>, "george.dunlap@xxxxxxxxxx" <george.dunlap@xxxxxxxxxx>, "paul@xxxxxxx" <paul@xxxxxxx>, Bertrand Marquis <bertrand.marquis@xxxxxxx>, Rahul Singh <rahul.singh@xxxxxxx>, Roger Pau Monné <roger.pau@xxxxxxxxxx>
- Delivery-date: Tue, 08 Feb 2022 10:16:09 +0000
- List-id: Xen developer discussion <xen-devel.lists.xenproject.org>
On 08.02.2022 10:57, Oleksandr Andrushchenko wrote:
> On 08.02.22 11:48, Jan Beulich wrote:
>> On 08.02.2022 10:31, Oleksandr Andrushchenko wrote:
>>> On 08.02.22 11:25, Roger Pau Monné wrote:
>>>> On Fri, Feb 04, 2022 at 08:34:52AM +0200, Oleksandr Andrushchenko wrote:
>>>>> @@ -516,6 +594,11 @@ static int init_bars(struct pci_dev *pdev)
>>>>> if ( (val & PCI_BASE_ADDRESS_SPACE) ==
>>>>> PCI_BASE_ADDRESS_SPACE_IO )
>>>>> {
>>>>> bars[i].type = VPCI_BAR_IO;
>>>>> +
>>>>> + rc = bar_ignore_access(pdev, reg, &bars[i]);
>>>> This is wrong: you only want to ignore access to IO BARs for Arm, for
>>>> x86 we should keep the previous behavior. Even more if you go with
>>>> Jan's suggestions to make bar_ignore_access also applicable to dom0.
>>> How do we want this?
>>> #ifdef CONFIG_ARM?
>> Afaic better via a new, dedicated CONFIG_HAVE_* setting, which x86 selects
>> but Arm doesn't. Unless we have one already, of course ...
> Could you please be more specific on the name you see appropriate?
I'm pretty sure Linux has something similar, so I'd like to ask that
you go look there. I'm sorry to say this a little bluntly, but I'm
really in need of doing something beyond answering your mails (and
in part re-stating the same thing again and again).
> And do you realize that this is going to be a single user of such a
> setting?
Yes, but I'm not sure this is going to remain just a single use.
Furthermore every CONFIG_<arch> is problematic as soon as a new port
is being worked on. If we wanted to go with a CONFIG_<arch> here, imo
it ought to be CONFIG_X86, not CONFIG_ARM, as I/O ports are really an
x86-specific thing (which has propagated into other architectures in
more or less strange ways, but never as truly I/O ports).
Jan
|