[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: [PATCH] x86: drop old (32-bit-only) MSR definitions
- To: Andrew Cooper <andrew.cooper3@xxxxxxxxxx>
- From: Jan Beulich <jbeulich@xxxxxxxx>
- Date: Mon, 17 Jul 2023 13:52:01 +0200
- Arc-authentication-results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=suse.com; dmarc=pass action=none header.from=suse.com; dkim=pass header.d=suse.com; arc=none
- Arc-message-signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=gVBzIRKhDWPWD4lcUpcjO3vCJbP0ot4R2AJ0zXXGXZs=; b=fpyhyOvQJTOLfeaoxUURkZPJ2GJa7vP3v0A3QyA32cMky3zknkvFxAjKWjsz4kJEpGIaN9JBBdKLQYi9Y2dTok0tOi1wTw567fHGHD25kQGUb8XgM03zxmIsnIxIhLAMi7pp+xtpI0xxMGD479kX4cku6rSxKMAn4a5Fn4ArnUOzUq6r8OuWlWSTpzLNPQBM++xHaddOFLr2ljcllM88T80AhBwVYHpNWIAzxWLgeRkZarfI2tAnTeF28lOjp5fTWcW5hAdqU90i6QyoOl3dK2JjrePufAODgE+wxYe9LnYAxRBBQRnEDjU63S2RoO9SkgpRFgZcQgL92R3a7SJs8g==
- Arc-seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=Xam5R/J7gGlLvqFiUNOxQP/WkFWtNnyHmVivgchabfgR+JyYz59w4p+nmLuPrYfwBMOopcXjg8YbwBcYsupuCWebtd3uYXG8YDrk07ZmXDbLbft4Q7CkEHrFawvdd8Zyj7Ifqe46LK6Z/mnFD9tzOneEvBSbIcEWX0ITjCAXj563XAEmNykaagnRl56ORGLjmxgvCy0SZ21D7j6PVZ3DA4I5IWyInSqy2oVBpdJlZg0B+eh45RX3rEwe/8ZLozy4wPAL+6bPXilS9HeBHSDUHMm+4aRB75Y9/tlr/5qRAN+Dhzy6YWe+xKLlDhdtp3gQCCRamQKSZ9y+AdJ3d+0xuw==
- Authentication-results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=suse.com;
- Cc: Wei Liu <wl@xxxxxxx>, Roger Pau Monné <roger.pau@xxxxxxxxxx>, Simone Ballarin <simone.ballarin@xxxxxxxxxxx>, Gianluca Luparini <gianluca.luparini@xxxxxxxxxxx>, Stefano Stabellini <sstabellini@xxxxxxxxxx>, "xen-devel@xxxxxxxxxxxxxxxxxxxx" <xen-devel@xxxxxxxxxxxxxxxxxxxx>
- Delivery-date: Mon, 17 Jul 2023 11:52:09 +0000
- List-id: Xen developer discussion <xen-devel.lists.xenproject.org>
On 17.07.2023 12:33, Andrew Cooper wrote:
> On 17/07/2023 10:17 am, Jan Beulich wrote:
>> /* Intel defined MSRs. */
>> -#define MSR_IA32_P5_MC_ADDR 0x00000000
>> -#define MSR_IA32_P5_MC_TYPE 0x00000001
>
> These are architectural. They still exist in all Intel and AMD CPUs.
>
> I'd suggest keeping them, because I think we're required to expose them
> when advertising MCA.
We have them twice, and I've kept the instances without IA32 in their names
(at the very top of the file, i.e. already in the "new style" section).
Jan
|
