[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: [PATCH] x86: drop old (32-bit-only) MSR definitions
- To: Jan Beulich <jbeulich@xxxxxxxx>
- From: Andrew Cooper <andrew.cooper3@xxxxxxxxxx>
- Date: Mon, 17 Jul 2023 13:23:13 +0100
- Arc-authentication-results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=citrix.com; dmarc=pass action=none header.from=citrix.com; dkim=pass header.d=citrix.com; arc=none
- Arc-message-signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=fwNToH4q43CeZZFee+7DNm2NRKC4m0ZgSi8ZqdbLa5k=; b=UF3Z3DqHxhl6CCmRdXRzfABzelQR9WBN8U1VVu0X8H7J12hQfD4raN3Qvi9Cv2BW013k4u8L4gBJNOdG7bqV+SNiu/rQdw7/Gry9zcqZf+ScoHJtJ2XkNfHdB26SlLU+BAoHWCzsk4ng0TNsayLOpUmQQvGPlbj1oU16AnL5sf4Ynq++tlz22r6gAehctAlNFwGnqQn5YcAYHUWqUNbQKz3U+rTJNffYUNjGnn8ohA9S6j7Qin8MwPfP/qz2GSohim79s7lSH1uzjpgjxnNdL/WEVKuzTq8Q7OteeJKjWJETj5RvWyXB+xUC6Ascfh9hQLVClyk8VZlJWcneNv24tA==
- Arc-seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=REfUc/gPUAlGieIAl6m9CDz6O0Jm5p5xFAwesI9mbb2hbF1riLh0HJXuYdlsetleh4s7U1sEQmdzed2slpwKpvuovfRGlAPVKf9AckSrCU97fBdsIbCLFmUsCkDescj6Ew7QeKi9y+o+TupDmMfU6Pas59W9CQNg84C/pRpsx0JP//6nEW50I1HQ/gFNq+lmE75DNrBPZ5CULwVyEQfet56XSn8TTzKbdbKyBbFMZrETuKXh96kUTJT4I0f3++xHwPhXjsGGEVXTCOZdcj3aQkPnTVJrGXFSR2v2WuqNIQ23KnrMezPXEmu9EUKNOvf8pILysESDphA7t8GBkqG8uQ==
- Authentication-results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=citrix.com;
- Cc: Wei Liu <wl@xxxxxxx>, Roger Pau Monné <roger.pau@xxxxxxxxxx>, Simone Ballarin <simone.ballarin@xxxxxxxxxxx>, Gianluca Luparini <gianluca.luparini@xxxxxxxxxxx>, Stefano Stabellini <sstabellini@xxxxxxxxxx>, "xen-devel@xxxxxxxxxxxxxxxxxxxx" <xen-devel@xxxxxxxxxxxxxxxxxxxx>
- Delivery-date: Mon, 17 Jul 2023 12:23:58 +0000
- Ironport-data: A9a23:oVfXH6qbWknRDJ7ideqf5Pt6Yj1eBmLgZBIvgKrLsJaIsI4StFCzt garIBnSbveCN2r0eNF/YNy39UgO78TSmNU1GQA5+Xo1Ey4T+ZuZCYyVIHmrMnLJJKUvbq7FA +Y2MYCccZ9uHhcwgj/3b9ANeFEljfngqoLUUbKCYWYpA1c/Ek/NsDo788YhmIlknNOlNA2Ev NL2sqX3NUSsnjV5KQr40YrawP9UlKq04GpwUmAWP6gR5weBziZNVfrzGInqR5fGatgMdgKFb 76rIIGRpgvx4xorA9W5pbf3GmVirmn6ZFXmZtJ+AsBOszAazsAA+v9T2Mk0MC+7vw6hjdFpo OihgLTrIesf0g8gr8xGO/VQO3kW0aSrY9YrK1Dn2SCY5xWun3cBX5yCpaz5VGEV0r8fPI1Ay RAXAGs3Uyu/tfOw+uiicsx2pfYAEsf1PLpK7xmMzRmBZRonabbqZvySoPpnhnI3jM0IGuvCb c0EbzYpdA7HfxBEJlYQDtQ5gfusgX78NTZfrTp5p4JuuzSVkFM3jeWraYKNEjCJbZw9ckKwj 2TK5WnmRDodM8SS02Gt+XOwnO7f2yj8Xer+EZXhr6Ax2g3CnzV75Bs+WWmin97moxOEQM9GJ 1IFxSlpnJJj+xn+JjX6d1jiyJKehTYeUddNF+wx6CmW17HZpQ2eAwAsUTppeNEg8sgsSlQCz V6MmNXkQzZmtLmcU3Ob3r2Joii/PydTJmgHDQcLTAID58Toqcc3kwrGVNdlEYa/k9LuFDf/h TuNqUAWnK4PhMQG06G6+1HvgD+2oJXNCAkv6W3/Tm+jqw90eoOhT4ip8kTAq+ZNKp6DSVuMt 2RCnNKRhN3iFrmInS2JBeASRreg4q/dNCWG2AY3WZ486z6q5nivO5hK5y1zL1toNcBCfiL1Z EjUukVa45o70GaWUJKbqrmZU6wCpZUM3/y/Dpg4svImjkBNSTK6
- Ironport-hdrordr: A9a23:/+89HqkEDJ/C5sdAUX3HJeTA2FjpDfIq3DAbv31ZSRFFG/Fw8P re+8jztCWE7gr5PUtKpTnuAse9qB/nhP1ICPcqTNOftXjd2VdARbsKheffKhLbdBEWndQ86U 4PSdkdNDW5ZWIRsS6xiDPULz7BqOP3lZyVuQ==
- List-id: Xen developer discussion <xen-devel.lists.xenproject.org>
On 17/07/2023 12:52 pm, Jan Beulich wrote:
> On 17.07.2023 12:33, Andrew Cooper wrote:
>> On 17/07/2023 10:17 am, Jan Beulich wrote:
>>> /* Intel defined MSRs. */
>>> -#define MSR_IA32_P5_MC_ADDR 0x00000000
>>> -#define MSR_IA32_P5_MC_TYPE 0x00000001
>> These are architectural. They still exist in all Intel and AMD CPUs.
>>
>> I'd suggest keeping them, because I think we're required to expose them
>> when advertising MCA.
> We have them twice, and I've kept the instances without IA32 in their names
> (at the very top of the file, i.e. already in the "new style" section).
Ah ok.
Acked-by: Andrew Cooper <andrew.cooper3@xxxxxxxxxx>
|
