[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [RFC XEN PATCH v8 5/5] domctl: Add XEN_DOMCTL_gsi_permission to grant gsi


  • To: Jan Beulich <jbeulich@xxxxxxxx>
  • From: "Chen, Jiqian" <Jiqian.Chen@xxxxxxx>
  • Date: Thu, 30 May 2024 11:19:22 +0000
  • Accept-language: en-US
  • Arc-authentication-results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=amd.com; dmarc=pass action=none header.from=amd.com; dkim=pass header.d=amd.com; arc=none
  • Arc-message-signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=2/bsaiOlmnOP24VqNb9Ma4aPIn679EPHR0zSu94KM2w=; b=kXWSi8bVXLQK/iZYgaAnbutwTEyQJz3Lkl0YyUx4iP8xXtFCj6QDSn9MtgGMpO5wPfdZwXB39ETNcDBqdscT8oQCYLQyaFzDDYvo7Lpd0RLM9rndeYGw22AqqImul6FQC+BpZM4KG75HSyU+RmrRFSw9adVJDQgHqTTH+08srp9g3Q/wdEG2rdYKeMhoPikKpjylAlp3xELiOrupecf/y4pjKUyYHcy6y6bslguTzvNEQF7fxHObWTG+Pg7ZztqgEDAtUvvKXfI9Eq6a8fth3AXBJ6E3Pp+7C52G6X+jLyFLtPsRxHu9lrSctieTy8WbVR90TN5aGyksUshmFTF2ow==
  • Arc-seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=YIrxbhBXVsmZr2JjFEcTbi5BMaThgc7COYQrn80UVTWgjFCy5m8Cla9CR3v5ocEjTRe+2WTTgt/yfkd7fMqdvSo7HcCGiPMPmWBqtSILjYVBmHUmBJKxBcJu9E9sKnj1lVg0Bgo328gcrdZPB3JnOV6JKQsfCWRuNi2pAwf2gaVtNJlMO2b4RSgB0jE0AhNbO55FQJdRFUbI+aUXNgaJKStftKsr5Pi4ZaZRdHgo9kkBUsSrhyuO5xM04TJLS/f6T/79fiQ8zsXvm3tLHQ7p4CN5YwgNSO9Te7Ew0Hi577ZQ2oEgrE0YKeVA0bqTQOs31lHPJbdd44tVNY6oBN82ww==
  • Authentication-results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=amd.com;
  • Cc: Andrew Cooper <andrew.cooper3@xxxxxxxxxx>, Roger Pau Monné <roger.pau@xxxxxxxxxx>, Wei Liu <wl@xxxxxxx>, George Dunlap <george.dunlap@xxxxxxxxxx>, Julien Grall <julien@xxxxxxx>, Stefano Stabellini <sstabellini@xxxxxxxxxx>, Anthony PERARD <anthony@xxxxxxxxxxxxxx>, Juergen Gross <jgross@xxxxxxxx>, "Hildebrand, Stewart" <Stewart.Hildebrand@xxxxxxx>, "Huang, Ray" <Ray.Huang@xxxxxxx>, "xen-devel@xxxxxxxxxxxxxxxxxxxx" <xen-devel@xxxxxxxxxxxxxxxxxxxx>, "Daniel P . Smith" <dpsmith@xxxxxxxxxxxxxxxxxxxx>, "Chen, Jiqian" <Jiqian.Chen@xxxxxxx>
  • Delivery-date: Thu, 30 May 2024 11:19:38 +0000
  • List-id: Xen developer discussion <xen-devel.lists.xenproject.org>
  • Thread-index: AQHap3bgiER4vYjwvk2+R5oTa8V63LGZ5EYAgAHVa4D//4e1AIAAis+A//+FmgCAEsTugP//viAAABEhvwD//4GYgIAAoyuA//+0FICAAgSCAA==
  • Thread-topic: [RFC XEN PATCH v8 5/5] domctl: Add XEN_DOMCTL_gsi_permission to grant gsi

On 2024/5/29 20:22, Jan Beulich wrote:
> On 29.05.2024 13:13, Chen, Jiqian wrote:
>> On 2024/5/29 15:10, Jan Beulich wrote:
>>> On 29.05.2024 08:56, Chen, Jiqian wrote:
>>>> On 2024/5/29 14:31, Jan Beulich wrote:
>>>>> On 29.05.2024 04:41, Chen, Jiqian wrote:
>>>>>> But I found in function init_irq_data:
>>>>>>     for ( irq = 0; irq < nr_irqs_gsi; irq++ )
>>>>>>     {
>>>>>>         int rc;
>>>>>>
>>>>>>         desc = irq_to_desc(irq);
>>>>>>         desc->irq = irq;
>>>>>>
>>>>>>         rc = init_one_irq_desc(desc);
>>>>>>         if ( rc )
>>>>>>             return rc;
>>>>>>     }
>>>>>> Does it mean that when irq < nr_irqs_gsi, the gsi and irq is a 1:1 
>>>>>> mapping?
>>>>>
>>>>> No, as explained before. I also don't see how you would derive that from 
>>>>> the code above.
>>>> Because here set desc->irq = irq, and it seems there is no other place to 
>>>> change this desc->irq, so, gsi 1 is considered to irq 1.
>>>
>>> What are you taking this from? The loop bound isn't nr_gsis, and the 
>>> iteration
>>> variable isn't in GSI space either; it's in IRQ numbering space. In this 
>>> loop
>>> we're merely leveraging that every GSI has a corresponding IRQ;
>>> there are no assumptions made about the mapping between the two. Afaics at 
>>> least.
>>>
>>>>> "nr_irqs_gsi" describes what its name says: The number of
>>>>> IRQs mapping to a (_some_) GSI. That's to tell them from the non-GSI (i.e.
>>>>> mainly MSI) ones. There's no implication whatsoever on the IRQ <-> GSI
>>>>> mapping.
>>>>>
>>>>>> What's more, when using PHYSDEVOP_setup_gsi, it calls mp_register_gsi,
>>>>>> and in mp_register_gsi, it uses " desc = irq_to_desc(gsi); " to get 
>>>>>> irq_desc directly.
>>>>>
>>>>> Which may be wrong, while that wrong-ness may not have hit anyone in
>>>>> practice (for reasons that would need working out).
>>>>>
>>>>>> Combining above, can we consider "gsi == irq" when irq < nr_irqs_gsi ?
>>>>>
>>>>> Again - no.
>>>> Since you are certain that they are not equal, could you tell me where 
>>>> show they are not equal or where build their mappings,
>>>> so that I can know how to do a conversion gsi from irq.
>>>
>>> I did point you at the ACPI Interrupt Source Override structure before.
>>> We're parsing those in acpi_parse_int_src_ovr(), to give you a place to
>>> start going from.
>> Oh! I think I know.
>> If I want to transform gsi to irq, I need to do below:
>>      int irq, entry, ioapic, pin;
>>
>>      ioapic = mp_find_ioapic(gsi);
>>      pin = gsi - mp_ioapic_routing[ioapic].gsi_base;
>>      entry = find_irq_entry(ioapic, pin, mp_INT);
>>      irq = pin_2_irq(entry, ioapic, pin);
>>
>> Am I right?
> 
> This looks plausible, yes.
I dump all mpc_config_intsrc of array mp_irqs, it shows:
(XEN) find_irq_entry type 3 irqtype 0 irqflag 0 srcbus 0 srcbusirq 0 dstapic 33 
dstirq 2
(XEN) find_irq_entry type 3 irqtype 0 irqflag 15 srcbus 0 srcbusirq 9 dstapic 
33 dstirq 9
(XEN) find_irq_entry type 3 irqtype 0 irqflag 0 srcbus 0 srcbusirq 1 dstapic 33 
dstirq 1
(XEN) find_irq_entry type 3 irqtype 0 irqflag 0 srcbus 0 srcbusirq 3 dstapic 33 
dstirq 3
(XEN) find_irq_entry type 3 irqtype 0 irqflag 0 srcbus 0 srcbusirq 4 dstapic 33 
dstirq 4
(XEN) find_irq_entry type 3 irqtype 0 irqflag 0 srcbus 0 srcbusirq 5 dstapic 33 
dstirq 5
(XEN) find_irq_entry type 3 irqtype 0 irqflag 0 srcbus 0 srcbusirq 6 dstapic 33 
dstirq 6
(XEN) find_irq_entry type 3 irqtype 0 irqflag 0 srcbus 0 srcbusirq 7 dstapic 33 
dstirq 7
(XEN) find_irq_entry type 3 irqtype 0 irqflag 0 srcbus 0 srcbusirq 8 dstapic 33 
dstirq 8
(XEN) find_irq_entry type 3 irqtype 0 irqflag 0 srcbus 0 srcbusirq 10 dstapic 
33 dstirq 10
(XEN) find_irq_entry type 3 irqtype 0 irqflag 0 srcbus 0 srcbusirq 11 dstapic 
33 dstirq 11
(XEN) find_irq_entry type 3 irqtype 0 irqflag 0 srcbus 0 srcbusirq 12 dstapic 
33 dstirq 12
(XEN) find_irq_entry type 3 irqtype 0 irqflag 0 srcbus 0 srcbusirq 13 dstapic 
33 dstirq 13
(XEN) find_irq_entry type 3 irqtype 0 irqflag 0 srcbus 0 srcbusirq 14 dstapic 
33 dstirq 14
(XEN) find_irq_entry type 3 irqtype 0 irqflag 0 srcbus 0 srcbusirq 15 dstapic 
33 dstirq 15

It seems only Legacy irq and gsi[0:15] has a mapping in mp_irqs.
Other gsi can be considered 1:1 mapping with irq? Or are there other places 
reflect the mapping between irq and gsi?
And my code will be:
    case XEN_DOMCTL_gsi_permission:
    {
        unsigned int gsi = domctl->u.gsi_permission.gsi;
        int irq;
        bool allow = domctl->u.gsi_permission.allow_access;

        /*
         * gsi[0,15] is not 1:1 mapping to legacy irq[0,15], it need a
         * transformation. Other gsi is considered be 1:1 mapping to irq
         */
        if ( gsi < 16 )
            irq = gsi_2_irq(gsi);
        else
            irq = gsi;

        /*
         * If current domain is PV or it has PIRQ flag, it has a mapping
         * of gsi, pirq and irq, so it should use XEN_DOMCTL_irq_permission
         * to grant irq permission.
         */
        if ( is_pv_domain(current->domain) || has_pirq(current->domain) )
        {
            ret = -EOPNOTSUPP;
            break;
        }

        if ( gsi >= nr_irqs_gsi || irq < 0 )
        {
            ret = -EINVAL;
            break;
        }

        if ( !irq_access_permitted(current->domain, irq) ||
             xsm_irq_permission(XSM_HOOK, d, irq, allow) )
        {
            ret = -EPERM;
            break;
        }

        if ( allow )
            ret = irq_permit_access(d, irq);
        else
            ret = irq_deny_access(d, irq);
        break;
    }

Is above acceptable?

> 
> Jan

-- 
Best regards,
Jiqian Chen.

 


Rackspace

Lists.xenproject.org is hosted with RackSpace, monitoring our
servers 24x7x365 and backed by RackSpace's Fanatical Support®.