[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [PATCH 8/9] vpci/header: Reset the command register when adding devices

  • To: Jan Beulich <jbeulich@xxxxxxxx>, Oleksandr Andrushchenko <andr2000@xxxxxxxxx>
  • From: Oleksandr Andrushchenko <Oleksandr_Andrushchenko@xxxxxxxx>
  • Date: Thu, 9 Sep 2021 12:48:54 +0000
  • Accept-language: en-US
  • Arc-authentication-results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=epam.com; dmarc=pass action=none header.from=epam.com; dkim=pass header.d=epam.com; arc=none
  • Arc-message-signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version; bh=qCCP9O1dEv5PRL6E4RaWiKkWBtZFrCqDDTbgKwZbKIA=; b=lA39Qy8uDQDkNa83SIp2E1RIC2TCebvbhA41FBpm2ttDk3hJkfMLgLGUDAfOp/7kzE3BbWlQ4HF0wN9pKUrvkyXWzoG1yFs9kumc4jBcRyNGHflYeye+ydz+AdA30V31HF9oYCL0THpejJvHiuTLYz3/FtDUUroharSCQZH4E052ljAMF1DZQ75sWiqwG7opF6syoKRe89D6qpssAOdf0gi+pXao+KKQV0GPX0mv1H3Iw7npK8upCB6aYDNYscUqShNnGEI4KA0dyivqPm1wn2bfd0PBUOuuxJWA2vG1r6aNZ8DSMmYvqs8GeAg6mUaKMTN7EO8QyYPJUx9hX0EUoA==
  • Arc-seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=Na0VzoZVjnFr5MeRyQql0zRCU2hw8QFHru31P/px3fdmi3PtsSMvl2V84g7kW9Tocgf1mp44Tmj9ltvSgB2XOL4ulnUbmQlD1x/j4sIExbkLlZRddcUze2Yv69v0vnC65qFQNsWC3IjQoqqj932zDmnPJFrbC+JoP/enufJgkEWCVq5z7tyCkh4Hqsft7EzZNzKDaTFlEtvSFYZOEWAQiiAGblD76XaiZ8+8x3hgpjVgR4C8w2NydmhqOeWwXxsrWlyBTTgmN/LaQ2Svr4n5Q9C28Hh1Pnc+hwYeNIvfQ1jtmixYmn0trmJY8iZnb6LE26ljrEgzpNNDaUtivnh9uQ==
  • Authentication-results: suse.com; dkim=none (message not signed) header.d=none;suse.com; dmarc=none action=none header.from=epam.com;
  • Cc: "julien@xxxxxxx" <julien@xxxxxxx>, "sstabellini@xxxxxxxxxx" <sstabellini@xxxxxxxxxx>, Oleksandr Tyshchenko <Oleksandr_Tyshchenko@xxxxxxxx>, Volodymyr Babchuk <Volodymyr_Babchuk@xxxxxxxx>, Artem Mygaiev <Artem_Mygaiev@xxxxxxxx>, "roger.pau@xxxxxxxxxx" <roger.pau@xxxxxxxxxx>, Bertrand Marquis <bertrand.marquis@xxxxxxx>, Rahul Singh <rahul.singh@xxxxxxx>, "xen-devel@xxxxxxxxxxxxxxxxxxxx" <xen-devel@xxxxxxxxxxxxxxxxxxxx>
  • Delivery-date: Thu, 09 Sep 2021 12:49:09 +0000
  • List-id: Xen developer discussion <xen-devel.lists.xenproject.org>
  • Thread-topic: [PATCH 8/9] vpci/header: Reset the command register when adding devices

On 09.09.21 15:47, Jan Beulich wrote:
> On 09.09.2021 14:42, Oleksandr Andrushchenko wrote:
>> On 09.09.21 14:53, Jan Beulich wrote:
>>> On 09.09.2021 13:48, Oleksandr Andrushchenko wrote:
>>>> On 09.09.21 12:21, Jan Beulich wrote:
>>>>> For the bit in question, where the goal appears to be to have hardware
>>>>> hold the OR of guest and host values, an approach similar to that used
>>>>> for some of the MSI / MSI-X bits might be chosen: Maintain guest and
>>>>> host bits in software, and update hardware (at least) when the
>>>>> effective resulting value changes. A complicating fact here is, though,
>>>>> that unlike for the MSI / MSI-X bits here Dom0 (pciback or its PCI
>>>>> susbstem) may also have a view on what the setting ought to be.
>>>> The bigger question here is what can we take as the reference for INTx
>>>> bit, e.g. if Dom0 didn't enable/configured the device being passed through
>>>> than its COMMAND register may still be in after reset state and IMO there 
>>>> is
>>>> no guarantee it has the values we can say are "as host wants them"
>>> In the absence of Dom0 controlling the device, I think we ought to take
>>> Xen's view as the "host" one.
>> Agree
>>>    Which will want the bit set at least as
>>> long as either MSI or MSI-X is enabled for the device.
>> But what is the INTx relation to MSI/MSI-X here?
> Devices are not supposed to signal interrupts two different ways at a
> time. They may enable only one - pin based, MSI, or MSI-X.

Ah, that simple ;) Yes, of course

> Jan
Thank you,




Lists.xenproject.org is hosted with RackSpace, monitoring our
servers 24x7x365 and backed by RackSpace's Fanatical Support®.